II. IN THE CLAIMS:

Please amend Claims 1, 14, 29, 30 and 35 as set forth below. This listing of claims shall replace all prior listing and versions of the claims.

- 1. (currently amended) A bias generator for cell self refresh, comprising:
 - a. a first current generator for generating a first leakage current for "0" state cells;
 - b. a second current generator <u>for</u> generating a second leakage current for "1" state cells; and
 - c. a converter coupled to the first and second current generators, the converter for transforming a current comprising the first leakage current and the second leakage current into an output bias.
- 2. (original) The bias generator of claim 1 further comprising a third current generator coupled to the converter, the third current generator adapted to generate a third current and provide the third current to the converter.
- 3. (original) The bias generator of claim 1, wherein the first current generator comprises:
 - a. a "0" state cell, further comprising a storage node; and
 - b. a first current mirror circuit coupled to the storage node.
- 4. (original) The bias generator of claim 3, wherein the first current mirror circuit further comprises:

N1085-00212 [TSMC2003-0607]

- a first metal-oxide-semiconductor (MOS) transistor coupled to the storage node;
 and
- b. a second MOS transistor coupled to the converter.
- 5. (original) The bias generator of claim 4, wherein the first and second MOS transistors are NMOS transistors.
- 6. (original) The bias generator of claim 5, wherein the first current mirror circuit is further adapted to generate a current weighting factor utilizing a ratio of a physical characteristic of the first NMOS transistor and a physical characteristic of the second NMOS transistor.
- 7. (original) The bias generator of claim 1, wherein the second current generator further comprises:
 - a. a "1" state cell, further comprising a storage node; and
 - b. a second current mirror circuit coupled to the storage node.
- 8. (original) The bias generator of claim 7, wherein the second current mirror circuit further comprises:
 - a. a first MOS transistor coupled to the storage node; and
 - b. a second MOS transistor coupled to the converter.

- 9. (original) The bias generator of claim 8, wherein the first and second MOS transistors of the second current mirror circuit are PMOS transistors.
- 10. (previously presented) The bias generator of claim 9, wherein the second current mirror circuit is adapted to generate a current weighting factor utilizing a ratio a physical characteristic of the first PMOS transistor and a physical characteristic of the second PMOS transistor.
- 11. (original) The bias generator of claim 1, wherein the converter further comprises:
 - a. a third current mirror circuit; and
 - b. a common gate transistor.
- 12. (original) The bias generator of claim 11, wherein the third current mirror circuit comprises a pair of same type MOS transistors.
- 13. (original) The bias generator of claim 1, wherein the output bias comprises at least one of (i) an NBias or (ii) a PBias.
- 14. (currently amended) A circuit for generating a periodic pulse signal for cell self refresh, comprising:
 - a. a bias generator <u>for</u> accumulating a leakage current generated from a memory cell and further <u>for</u> generating an output bias for determining a self refresh period; and
 - b. an oscillator <u>for</u> generating a periodical signal pulse in response to the output bias.

- 15. (original) The circuit of claim 14 wherein the bias generator further comprises:
 - a. a first current generator adapted to generate a first leakage current for a "0" state cell;
 - b. a second current generator adapted to generate a second leakage current for a "1" state cell; and
 - a converter coupled to the first and second current generators, the converter adapted to transform a current comprising the first leakage current and the second leakage current into the output bias.
- 16. (previously presented) The circuit of claim 15 further comprising a third current generator, coupled to the converter and adapted to generate a third leakage current and provide the third leakage current to the converter.
- 17. (original) The circuit of claim 15, wherein the first current generator further comprises:
 - a. a "0" state cell, further comprising a storage node; and
 - b. a first current mirror circuit coupled to the storage node.
- 18. (original) The circuit of claim 17, wherein the first current mirror circuit further comprises:
 - a. a first metal-oxide-semiconductor (MOS) transistor coupled to the storage node; and

- b. a second MOS transistor coupled to the converter.
- 19. (original) The circuit of claim 18, wherein the first and second MOS transistors are NMOS transistors.
- 20. (original) The circuit of claim 18, wherein the first current mirror circuit is adapted to generate a current weighting factor utilizing a ratio of a physical characteristic of the first NMOS transistor to a physical characteristic of the second NMOS transistor.
- 21. (original) The circuit of claim 15, wherein the second current generator comprises:
 - a. a "1" state cell, further comprising a storage node; and
 - b. a second current mirror circuit coupled to the storage node.
- 22. (original) The circuit of claim 21, wherein the second current mirror circuit further comprises:
 - a. a first MOS transistor coupled to the storage node; and
 - b. a second MOS transistor coupled to the converter.
- 23. (original) The circuit of claim 22, wherein the first and second MOS transistors are PMOS transistors.

- 24. (previously presented) The circuit of claim 23, wherein the second current mirror circuit is adapted to generate a current weighting factor utilizing a ratio of a physical characteristic of the first PMOS transistor to a physical characteristic of the second PMOS transistor.
- 25. (original) The circuit of claim 15, wherein the converter further comprises:
 - a. a third current mirror circuit; and
 - b. a common gate transistor.
- 26. (original) The circuit of claim 25, wherein the third current mirror circuit further comprises a pair of same type MOS transistors.
- 27. (original) The circuit of claim 15, wherein the output bias comprises at least one of (i) a PBias or (ii) an NBias.
- 28. (previously presented) A method for generating a periodic pulse signal for cell self refresh, comprising:
 - a. generating a leakage current from a memory cell;
 - b. transforming the leakage current into an output bias for determining a self refresh period; and
 - c. using the output bias to control an oscillator for generating a periodical signal pulse in response to the leakage current.

- 29. (currently amended) The method of claim 28, wherein generating a leakage <u>current</u> eurrents from a memory cell further comprises:
 - a. generating a first leakage current of a "0" state cell; and
 - b. generating a second leakage current of a "1" state cell.
- 30. (currently amended) The method of claim 29, wherein generating a leakage <u>current</u> eurrents from a memory cell further comprises generating a third current.
- 31. (original) The method of claim 29 further comprising connecting a storage node of the "0" state cell to a first current mirror circuit.
- 32. (original) The method of claim 31 further comprising using the first current mirror circuit to generate a first current weighting factor.
- 33. (original) The method of claim 29 further comprising connecting a storage node of the "1" state cell to a second current mirror circuit.
- 34. (original) The method of claim 33 further comprising using the second current mirror circuit to generate a second current weighting factor.
- 35. (currently amended) A bias generator for cell self refresh for a semiconductor memory comprising a "0" state cell, for providing a first leakage current and a "1" state cell, for providing

a second leakage current, where one of the first leakage current-or second leakage currents dominates over the other of the first leakage current-or second leakage currents, the bias generator comprising:

- a. a current generator <u>for</u> generating a third leakage current for a dominant leakage current from <u>a</u> the memory cell; and
- b. a converter coupled to the current generator, the converter for transforming the third leakage current into an output bias.